Abstract-A low voltage start-up energy harvesting medium frequency (MF) receiver is presented, for use as the power and synchronisation part of a remote sensor node in a wide area industrial or agricultural application. Low operational duty cycle is possible with an embedded low speed data channel, leading to low start-up and operating voltage taking priority over power efficiency. The receiver consists of a rectifier, a power management unit and a phase-shift keying (PSK) demodulator. The proposed rectifier can cold start from 250mV antenna input and deliver 900mV DC output with 24% power conversion efficiency. The measurements demonstrate the QPSK demodulator consuming 1.27μW with a supply voltage of 630mV at a data rate of 1.6kbps with 1MHz carrier frequency. The rectifier is implemented in a standard threshold 0.18μm CMOS technology, occupies 0.54mm 2 and can deliver 10.3μW at 3V to an external battery or capacitor.
INTRODUCTION
Much valuable research has been reported on the design of RF energy harvesting systems working in the far field at RF and UHF, and industrial systems have been demonstrated [1] [2] [3] [4] [5] . Inductively coupled near field wireless power transfer (WPT) systems permit wireless battery charging of multiple secondary coils such as wireless sensor nodes or RFID tags. These tend to have small but still significant coupling factors. In the target application, a medium frequency (MF) magnetic field is created covering a large area in which numerous sensors with inductive antennae can be remotely powered. In addition to being able to operate in the near field over moderately large areas, the lower frequencies reduce internal losses from parasitic capacitances.
Such a system is suitable for industrial or agricultural applications where solar power is unreliable and UHF propagation may be inadequate. In such applications a dedicated primary source can be easily provided to transmit power to receivers ( fig. 1 ). However, harvesting energy from a very loosely coupled magnetic field is challenging since the received power is typically a few µW, and the induced voltage at the receiver coil is also likely to be very low.
The average power consumption of the receiver can be significantly reduced by decreasing the active duty cycle, but such schemes require accurate synchronisation between transmitter and receivers, but without the power overhead of real time clocks. Hence, a receiver could receive an activate or sleep command from the transmitter by means of slow data modulated onto the power source magnetic field.
In the intended application the precise antenna voltage is undefined and likely to be very small, and further, will depend on the physical siting of the receiver. As a result, a very low voltage cold start-up capability takes priority over the power conversion efficiency (PCE) under ideal conditions. This paper presents a dual-mode CMOS subthreshold voltage start-up rectifier and together with a quadrature phaseshift keying (QPSK) demodulator circuit for a wide area harvesting system. The rectifier can switch its internal configuration to optimize efficiency over a wider range of input voltage. The proposed rectifier achieves a 900mV DC output with a start-up voltage of 230mV. QPSK demodulation with the self-powered system is demonstrated. Fig. 2 shows a block diagram of the harvesting receiver IC. The incoming AC signal is converted to DC voltage by the rectifier to supply the internal circuits of the IC. The power management unit regulates the rectifier output and provides 3V DC using a conventional latched charge pump (CP) circuit ( fig. 3 ) [6] to charge an external storage capacitor or battery, and also enables the demodulator when the rectifier output voltage is sufficiently large. The PSK demodulator extracts a clock signal and data from the input to provide synchronization and commands to the main sensor node functions.
II. CIRCUIT DESCRIPTION

A. Low Start-up Voltage Rectifier
A conventional voltage doubler can be used as an AC to DC voltage conversion circuit when the input signal is low and a larger output is needed. However, the circuit suffers from the dead zone issue as the output voltage is low when the input amplitude is not much greater than the threshold voltage (Vth) of the transistor [1] . In the worst case, the AC to DC voltage conversion might not occur if the input amplitude is less than the V th .
Several V th cancellation techniques of the CMOS rectifier have been proposed to mitigate the dead zone issue [1] [2] [3] [4] [5] , such as biasing the transistor gate from the output node [1] or from the diode connected transistor [2] . These circuits can rectify a relatively low input signal, but the dead-zone limitation still occurs when the input voltage is below V th . A non-standard CMOS process with zero-V th transistors may be used to rectify a very low input signal [3] . A rectifier with subthreshold input voltage is proposed by [4] and [5] . In [4] a photovoltaic cell is used to distribute the cancellation biasing voltage, however the system requires an additional light source. In [5] a voltage bias for V th cancellation is generated by using a secondary voltage source generated from a piezoelectric sensor. A limitation of this circuit (switches SW1 are closed and switches SW2 are open) is that the efficiency decreases drastically when the input voltage is relatively large. Consider the PMOS M p1 when the input signal is in negative phase; the channel is still conducting since the gate of M P1 is connected to ground. Thus, a reverse leakage current occurs and grows as the input increases. The four-stage rectifiers with the proposed configuration (switches SW1 are closed) and the voltage doubler configuration (switches SW2 are closed) are simulated to compare the PCE as illustrated in fig. 5 . The results indicate that the PCE of the proposed circuit is poor when the input voltage is above 400mV while the PCE of a classical voltage doubler configuration is larger when the input is increased. Hence to achieve optimum efficiency over a wide range, switches are to reconfigure the rectifier operation depending on the input. As shown in fig. 4 , the two-stage low start-up voltage rectifier can switch between two modes for efficiency enhancement. It is important to note that a small parallel capacitor Csw is needed across the switches SW1 since there is no voltage available to activate the MOS switches at coldstart.
To detect when the input is large a bias voltage V d0 from the proposed circuit ( fig. 4) , which is approximately equal to the V th , is compared with a rectified voltage from a dummy rectifier as shown in fig. 6 . The dummy is implemented from a single stage PMOS rectifier where the power consumption is negligible compared with the main rectifier.
B. PSK Demodulator
Since the pick-up coil of the inductively coupled harvesting system often has a high Q-factor [7] , a form of PSK modulation is the most efficient method as the modulated signal has constant amplitude and frequency. In [7] and [8] a BPSK demodulator is implemented using Costas loop, however these systems could not demodulate a QPSK modulated signal. A QPSK signal is more suitable for a narrow band remotely powered receiver since the smaller phase change has less bandwidth compared to a BPSK signal and avoids interruption of the charging supply. Fig. 7 shows the proposed block diagram of the PSK demodulator. The system is comprised of an inverter amplifier, a Phase/Frequency detector (PFD), a Hogge phase detector (PD), a charge pump, a multiplexer (MUX), a low-pass filter, a voltage-controlled oscillator (VCO), a frequency divider, lock detection and data detection. The VCO runs at four times (4X) the input signal frequency so that there are edges in phase for all states of a QPSK input signal. When the control system is enabled, the output PLLref is initially locked to the input PLLin using a conventional PFD feedback. After phase lock has been detected, the MUX switches the control loop from the PFD output to the Hogge PD output. With a 4X reference signal, the Hogge PD is not sensitive to the quadrature transitions of the input phase, and thus the lock with the reference signal is stable even when the input phase shifted [9] by multiples of π/2. Fig. 8 illustrates the ideal timing diagram of the proposed PSK demodulator when the Hogge PD takes over the control loop. The reference signal PLLref is not sensitive to the phase changing of the PLLin, thus the data detection can distinguish the differences between the input and the reference.
III. MEASUREMENT RESULTS
The proposed wireless energy harvesting receiver is fabricated in a standard 0.18µm CMOS process. The nominal V th of NMOS and PMOS are 0.355V and -0.405V respectively. The chip micrograph is shown in fig. 9 . The core area is 0.54mm
The measurement results of the proposed four-stage low start-up voltage rectifier with switch over efficiency enhancement is depicted in fig. 10 and fig. 11 . Measurements have been done at a frequency of 1MHz as the WPT receiver is designed to operate in medium frequency between 250kHz and 2MHz. Fig 10 shows that the output rectifier reaches 900mV when the input amplitude is 230mV which is below V th of the transistors. It can be seen that the dead-zone of the proposed rectifier is approximately at 200mV for the load of 470kΩ. The result of the PCE of the rectifier ( fig. 11) shows that the PCE decreases when the input amplitude is between 300mV and 400mV and rises up when the input voltage is between 400mV and 500mV as the rectifier configuration is switches for efficiency improvement. The PCE decreases when the input voltage is larger than 500mV because the on-chip voltage limiter circuit limits the output voltage to 1.6V. The CP in the power management unit delivers a maximum power of 10.3μW 3V to an external battery or capacitor. At low start-up when input voltage is 300mV, the CP can provide a 0.94μW power to external storage.
The signal from a pattern generator is QPSK modulated with 1MHz carrier signal to test the prototype PSK demodulator. On-chip test buffers powered from a separate 0.9V supply were included to permit measurements, however the PSK demodulator is self-powered by the proposed energy harvesting unit when the input amplitude is approximately 230mV and the carrier frequency is 1MHz. Fig. 12 shows the measured waveforms of the proposed PSK demodulator. From top to bottom trances shows the carrier (Vin), reference signal (PLLref), squared input voltage (PLLin) and output data zoomed at the phase-shifted transition. The bottom trace of the figure shows the recovered 1.6kbps data. The overall power consumption of the demodulator is 1.27µW. Table I and II summarize the performance comparison of the rectifier and the demodulator respectively.
IV. CONCLUSION
A low voltage start-up CMOS rectifier circuit and a micropower QPSK demodulator have been developed for loosely coupled magnetic energy harvesting applications. The proposed rectifier overcomes the dead zone issue of previous rectifiers without requiring features such as secondary power sources or intrinsic MOS devices. An output DC voltage of 900mV and a PCE of 24% is achieved at 250mV input amplitude across a 470kΩ load. Also, the power management unit can provide a maximum power of 10.3μW at 3V to an external battery or capacitor. The PSK demodulator achieves 1.6kbps data rate with 1.27μW power consumption. The measurement results show that the receiver can be selfpowered with minimum input amplitude of 230mV at 1MHz carrier frequency. 
